JPS58103253A - 通信制御装置 - Google Patents

通信制御装置

Info

Publication number
JPS58103253A
JPS58103253A JP56200913A JP20091381A JPS58103253A JP S58103253 A JPS58103253 A JP S58103253A JP 56200913 A JP56200913 A JP 56200913A JP 20091381 A JP20091381 A JP 20091381A JP S58103253 A JPS58103253 A JP S58103253A
Authority
JP
Japan
Prior art keywords
circuit
program
line
clock
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56200913A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6350903B2 (en]
Inventor
Toshihiko Hiraide
平出　利彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56200913A priority Critical patent/JPS58103253A/ja
Publication of JPS58103253A publication Critical patent/JPS58103253A/ja
Publication of JPS6350903B2 publication Critical patent/JPS6350903B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)
  • Communication Control (AREA)
JP56200913A 1981-12-15 1981-12-15 通信制御装置 Granted JPS58103253A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56200913A JPS58103253A (ja) 1981-12-15 1981-12-15 通信制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56200913A JPS58103253A (ja) 1981-12-15 1981-12-15 通信制御装置

Publications (2)

Publication Number Publication Date
JPS58103253A true JPS58103253A (ja) 1983-06-20
JPS6350903B2 JPS6350903B2 (en]) 1988-10-12

Family

ID=16432351

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56200913A Granted JPS58103253A (ja) 1981-12-15 1981-12-15 通信制御装置

Country Status (1)

Country Link
JP (1) JPS58103253A (en])

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61296842A (ja) * 1985-06-25 1986-12-27 Fujitsu Ltd 回線制御方式

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0342806U (en]) * 1989-08-31 1991-04-23

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61296842A (ja) * 1985-06-25 1986-12-27 Fujitsu Ltd 回線制御方式

Also Published As

Publication number Publication date
JPS6350903B2 (en]) 1988-10-12

Similar Documents

Publication Publication Date Title
US4144562A (en) System and method for increasing microprocessor output data rate
US4514808A (en) Data transfer system for a data processing system provided with direct memory access units
US4730268A (en) Distributed bus arbitration for a multiprocessor system
EP0243085A2 (en) Coprocessor architecture
US6141713A (en) Bus arbitrator with a hierarchical control structure
US4037213A (en) Data processor using a four section instruction format for control of multi-operation functions by a single instruction
JPH077374B2 (ja) インタフェース回路
JPH05506113A (ja) 並列プロセッサメモリシステム
CN101313290B (zh) 对仅m×n位外围设备执行n位写入访问的系统和方法
JPH1083303A (ja) コプロセッサを使用するための電子回路及び方法
US4799150A (en) Interface system between a host computer and a peripheral processor with address detection circuitry
US5742842A (en) Data processing apparatus for executing a vector operation under control of a master processor
EP0240606A2 (en) Pipe-line processing system and microprocessor using the system
JPS58103253A (ja) 通信制御装置
US4180855A (en) Direct memory access expander unit for use with a microprocessor
US5121351A (en) Floating point arithmetic system
JPS58107977A (ja) 記憶装置へのアクセス方式
JP2522412B2 (ja) プログラマブルコントロ―ラと入出力装置の間の通信方法
JPS6045862A (ja) 共有メモリ装置
JP2730013B2 (ja) 座標データ転送方法およびその装置
JP2001014214A (ja) メモリ共有方法、およびこの方法を使用したマルチプロセッサ設備
JPH06301641A (ja) 電子計算機
JPS6342547A (ja) 回線制御装置
JPS6027058B2 (ja) 割込み制御回路
JPH036768A (ja) リング状階層化マルチプロセッサ